A real-time profile restoration method from fringe patterns using digital phase-locked loop.
نویسندگان
چکیده
منابع مشابه
Photoelastic Fringe Pattern Analysis by Real-time Phase-shifting Method
This paper describes high-speed phase-shifting method for the real-time analysis of isochromatic and isoclinic parameters in photoelasticity. By rotating an analyzer at a constant rate and an output quarter-wave plate at a double rate of the analyzer and recording images by a CCD camera continuously, sequential phase-shifted images which brightness is integrated by sensors are obtained. Then, t...
متن کاملA Digital Implementation of a Frequency Steered Phase Locked Loop
A digital implementation of a new technique that delivers an extremely accurate and stable phase locked loop system (PLL) is presented. The new technique uses competing phase and frequency loops to incorporate an accurate local reference frequency into the phase locked loop structure. Disturbances on the phase loop caused by the digital frequency loop are identified and a method to mitigate the...
متن کاملPhase Only Synthesis of Antenna Patterns Using Iterative Restoration Methods
In this work, the method of iterative Fourier transform phase reconstruction, conventionally used in holography and optical image reconstruction, is applied to phase only synthesis of antenna patterns. The method is applied to two types of pattern synthesis problems: "main lobe beam shaping" and "side-lobe-level reduction". The proposed method is most useful in the efficient employment of attai...
متن کاملA Frequency Synthesis of All Digital Phase Locked Loop
All Digital Phase locked loops (ADPLL) plays a major role in System on Chips (SoC). Many EDA tools are used to design such complicated ADPLLs. It operates on two modes such as frequency acquisition mode and phase acquisition mode. Frequency acquisition mode is faster compared to Phase acquisition, hence frequency synthesis is performed. The CMOS technology is used to design such a complex desig...
متن کاملHigh Speed Delay-Locked Loop for Multiple Clock Phase Generation
In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of the Japan Society for Precision Engineering
سال: 1987
ISSN: 1882-675X,0912-0289
DOI: 10.2493/jjspe.53.334